# WikipediA

# **Intel 8086**

The **8086**<sup>[1]</sup> (also called **iAPX 86** )<sup>[2]</sup> is a <u>16-bit microprocessor</u> chip designed by <u>Intel</u> between early 1976 and mid-1978, when it was released. The <u>Intel 8088</u>, released in 1979, is a slightly modified chip with an external 8-bit <u>data bus</u> (allowing the use of cheaper and fewer supporting <u>ICs</u><sup>[note 1]</sup>), and is notable as the processor used in the original <u>IBM PC</u> design, including the widespread version called <u>IBM</u> <u>PC XT</u>.

The 8086 gave rise to the <u>x86 architecture</u>, which eventually became Intel's most successful line of processors.

Contents	
Contento	Common
History	manufact
Background The first x86 decign	
Details	
Buses and operation	
Pin description <sup>3</sup>	
Registers and instructions	
Flags	
Segmentation	Max. CPU
	rate
Example code	Min. featu
	size
	Instructio
Chip versions	Instructio
List of intel 8086	Predeces
Derivatives and ciones	Successo
Hardware modes	
Support chips	
Microcomputers using the 8086	
See also	Co-proce
Notes	- Backago(
References	Fackage
External links	Variant

# History

Background

The purple ceran	nic C8086 variant
Produced	From 1978 to 1990s
Common manufacturer(s)	Intel, AMD, NEC, Fujitsu, Harris (Intersil), OKI, Siemens AG, Texas Instruments, Mitsubishi, Panasonic (Matsushita)
Max. CPU clock rate	5 MHz to 10 MHz
Min. feature size	3 µm
Instruction set	x86-16
Predecessor	(Intel 8080)
Successor	80186 and 80286 (both of which were introduced in early 1982)
Co-processor	Intel 8087
Package(s)	40 pin DIP

8088

**Intel 8086** 

In 1972, Intel launched the <u>8008</u>, the first 8-bit microprocessor<sup>[note 2]</sup> It implemented an <u>instruction set</u> designed by <u>Datapoint</u> corporation with programmable <u>CRT terminals</u> in mind, which also proved to be fairly general-purpose. The device needed several additional <u>ICs</u> to produce a functional computer, in part due to it being packaged in a small 18-pin "memory package", which ruled out the use of a separate address bus (Intel was primarily **D**RAM manufacturer at the time).

Two years later, Intel launched the <u>8080</u>,<sup>[note 3]</sup> employing the new 40-pin <u>DIL packages originally developed for calculator</u> ICs to enable a separate address bus. It has an extended instruction set that is <u>source-compatible</u> (not <u>binary compatible</u>) with the 8008 and also includes some <u>16-bit</u> instructions to make programming easier. The 8080 device, often described as "the first truly useful microprocessor", was eventually replaced by the <u>depletion-load-based 8085</u> (1977), which sufficed with a single +5 V power supply instead of the three different operating voltages of earlier chips.<sup>[note 4]</sup> Other well known 8-bit microprocessors that emerged during these years are <u>Motorola 6800</u> (1974), <u>General Instrument PIC16X</u> (1975), <u>MOS Technology 6502</u> (1975), <u>Zilog Z80</u> (1976), and <u>Motorola 6809</u> (1978).

#### The first x86 design

The 8086 project started in May 1976 and was originally intended as a temporary substitute for the ambitious and delayed APX 432 project. It was an attempt to draw attention from the less-delayed 16- and 32-bit processors of other manufacturers (such as Motorola, Zilog, and National Semiconductor) and at the same time to counter the threat from the Zilog Z80 (designed by former Intel employees), which became very successful. Both the architecture and the physical chip were therefore developed rather quickly by a small group of people, and using the same basic microarchitecture elements and physical implementation techniques as employed for the slightly older <u>8085</u> (and for which the 8086 also would function as a continuation).



Intel 8086 CPU die image

Marketed as <u>source compatible</u>, the 8086 was designed to allow <u>assembly language</u> for the 8008, 8080, or 8085 to be automatically converted into equivalent (suboptimal) 8086 source code, with little or no hand-editing. The programming

model and instruction set is (loosely) based on the 8080 in order to make this possible. However, the 8086 design was expanded to support full 16-bit processing, instead of the fairly basic 16-bit capabilities of the 8080/8085.

New kinds of instructions were added as well; full support for signed integers, base+offset addressing, and self-repeating operations were akin to the Z80 design<sup>[3]</sup> but were all made slightly more general in the 8086. Instructions directly supporting <u>nested ALGOL</u>-family languages such as <u>Pascal</u> and <u>PL/M</u> were also added. According to principal architect <u>Stephen P. Morse</u>, this was a result of a more software centric approach than in the design of earlier Intel processors (the designers had experience working with compiler implementations). Other enhancements included <u>microcoded</u> multiply and divide instructions and a bus structure better adapted to future coprocessors (such as8087 and 8089) and multiprocessor systems.

The first revision of the instruction set and high level architecture was ready after about three months,<sup>[note 5]</sup> and as almost no CAD tools were used, four engineers and 12 layout people were simultaneously working on the chip.<sup>[note 6]</sup> The 8086 took a little more than two years from idea to working product, which was considered rather fast for a complex design in 1976–1978.

The 8086 was sequenced<sup>note 7]</sup> using a mixture of <u>random logid</u><sup>[4]</sup> and <u>microcode</u> and was implemented using depletion-load nMOS circuitry with approximately 20,000 active <u>transistors</u> (29,000 counting all <u>ROM</u> and <u>PLA</u> sites). It was soon moved to a new refined nMOS manufacturing process called <u>HMOS</u> (for High performance MOS) that Intel originally developed for manufacturing of fast <u>static RAM</u> products.<sup>[note 8]</sup> This was followed by HMOS-III, HMOS-III versions, and, eventually, a fully static <u>CMOS</u> version for battery powered devices, manufactured using Intel's <u>CHMOS</u> processes.<sup>[note 9]</sup> The original chip measured 33 mm<sup>2</sup> and minimum feature size was 3.2 μm.

The architecture was defined by <u>Stephen P. Morse</u> with some help and assistance by Bruce Ravenel (the architect of the 8087) in refining the final revisions. Logic designer Jim McKevitt and John Bayliss were the lead engineers of the hardware-level development team<sup>[note 10]</sup> and Bill Pohlman the manager for the project. The legacy of the 8086 is enduring in the basic instruction set of today's personal computers and servers; the 8086 also lent its last two digits to later extended versions of the design, such as the Intel 286 and the Intel 386, all of which eventually became known as the <u>806</u> family. (Another reference is that the <u>PCI Vendor ID</u> for Intel devices is 8086<sub>h</sub>.)

## Details

#### **Buses and operation**

All internal registers, as well as internal and external data buses, are 16 bits wide, which firmly established the "16-bit microprocessor" identity of the 8086. A 20-bit external address bus provides a 1 <u>MB</u> physical address space ( $2^{20} = 1,048,576$ ). This address space is addressed by means of internal memory "segmentation". The data bus is <u>multiplexed</u> with the address bus in order to fit all of the control lines into a standard 40-pin <u>dual in-line package</u>. It provides a 16-bit I/O address bus, supporting 64 <u>KB</u> of separate I/O space. The maximum linear address space is limited to 64 KB, simply because internal address/index registers are only 16 bits wide. Programming over 64 KB memory boundaries involves adjusting the segment registers (see below); this difficulty existed until the <u>80386</u> architecture introduced wider (32-bit) registers (the memory management hardware in the <u>80286</u> did not help in this regard, as its registers are still only 16 bits wide).

					MAX	(MIN_)
r I		$\overline{}$	_	1	MODE	(MODE)
	1	$\bigcirc$	40	Þ	Ucc	
AD14 🗖	2		39	Þ	AD15	
AD13 🗖	з		38	Þ	A16/53	
AD12 🗖	4		37	Þ	A17/54	
AD11 🗖	5		36	Þ	A18/55	
AD10 🗖	6		35	Þ	A19/56	
AD9 🗖	7		34	Þ	BHE/S7	
ADS 🗖	8		33	Þ	MN/MX	
	9	0000	32	Þ	RD	
AD6 🗖	10	CPU	31	Þ	RQ/GT0	(HOLD)
ADS 🗖	11		30	Þ	RQ/GT1	(HLDA)
AD4 🗖	12		29	Þ	LOCK	(W/R)
AD3 🗖	13		28	Þ	52	(M/IO)
AD2 🗖	14		27	Þ	51	(DT/R)
AD1 🗖	15		26	Þ	50	(DEN)
	16		25	Þ	QS0	(ALE)
	17		24	Þ	QS1	(INTA)
	18		23	Þ	TEST	
ськ 🗖	19		22	Þ	READY	
	20		21	Þ	RESET	
				-		

Some of the control pins, which carry essential signals for all external operations, have more than one function depending upon whether the device is operated in *min* or *max* mode. The former mode is intended for small single-processor systems, while the latter

is for medium or large systems using more than one processor.

# The 8086 pin assignments in min and max mode

Intel 8086 registers									
$1_9$ $1_8$ $1_7$ $1_6$	$1_9 1_8 1_7 1_6 1_5 1_4 1_3 1_2 1_1 1_0 0_9 0_8 0_7 0_6 0_5 0_4 0_3 0_2 0_1 0_0$ (bit position)								
Main regis	Main registers								
	AH	AL	AX (primary						
			accumulator)						
	BH	BL	BX (base,						
			accumulator)						
	СН	CL	CX (counter,						
			accumulator)						
	DH	DL	DX						
			(accumulator,						
			other						
			functions)						
Index regis	sters								
0000	S	Source Index							
0000	C	Destination							
		Index							
0000	В	BP							
0000	S	Р	Stack Pointer						

**Pin description**<sup>[5]</sup>

pin/pins	description
AD15 -	multiplexed data/address
AD0	bus

### **Registers and instructions**

The 8086 has eight more or less general 16-bit registers (including the stack pointer but excluding the instruction pointer, flag register and segment registers). Four of them, AX, BX, CX, DX, can also be accessed as twice as many 8-bit registers (see figure) while the other four, BP, SI, DI, SP, are 16-bit only.

Due to a compact encoding inspired by 8-bit processors, most instructions are one-address or two-address operations, which means that the result is stored in one of the operands. At most one of the operands can be in memory, but this memory operand can also be the *destination*, while the other operand, the *source*, can be either *register* or *immediate*. A single memory location can also often be used as both *source* and *destination* which, among other factors, further contributes to a <u>code</u> <u>density</u> comparable to (and often better than) most eight-bit machines at the time.

The degree of generality of most registers are much greater than in the 8080 or 8085. However, 8086 registers were more specialized than in most contemporary <u>minicomputers</u> and are also used implicitly by some instructions. While perfectly sensible for the assembly programmer, this makes register allocation for compilers more complicated

Program counter								
0000	IP		Instruction					
			Pointer					
Segment r	egisters							
	CS	0000	Code					
			<b>S</b> egment					
	DS	0000	Data					
			<b>S</b> egment					
	ES	0000	Extra					
			<b>S</b> egment					
	SS	0000	<b>S</b> tack					
			<b>S</b> egment					
Status reg	ister							
	O D I T S Z - A	- P - C	Flags					

compared to more orthogonal 16-bit and 32-bit processors of the time such as the <u>PDP-11</u>, <u>VAX</u>, <u>68000</u>, <u>32016</u> etc. On the other hand, being more regular than the rather minimalistic but ubiquitous 8-bit microprocessors such as the <u>502</u>, <u>6800</u>, <u>6809</u>, <u>8085</u>, <u>MCS-48</u>, <u>8051</u>, and other contemporary accumulator based machines, it is significantly easier to construct an efficient <u>code generator</u> for the 8086 architecture.

Another factor for this is that the 8086 also introduced some new instructions (not present in the 8080 and 8085) to better support stack-based high-level programming languages such as Pascal an <u>PL/M</u>; some of the more useful instructions are **push** *mem-op*, and **ret** *size*, supporting the "Pascal <u>calling convention</u>" directly. (Several others, such as **push** *immed* and **enter**, were added in the subsequent 80186, 80286, and 80386 processors.)

A 64 KB (one segment)<u>stack</u> growing towards lower addresses is supported inhardware; 16-bit words are pushed onto the stack, and the top of the stack is pointed to by SS:SP. There are 256 <u>interrupts</u>, which can be invoked by both hardware and software. The interrupts can cascade, using the stack to store thereturn addresses

The 8086 has 64 K of 8-bit (or alternatively 32 K of 16-bit word)/O port space.

#### Flags

8086 has a 16-bit <u>flags register</u>. Nine of these condition code flags are active, and indicate the current state of the processor: <u>Carry</u> <u>flag</u> (CF), <u>Parity flag</u> (PF), <u>Auxiliary carry flag</u>(AF), <u>Zero flag</u> (ZF), <u>Sign flag</u> (SF), <u>Trap flag</u> (TF), <u>Interrupt flag</u> (IF), <u>Direction flag</u> (DF), and <u>Overflow flag</u> (OF).

#### Segmentation

There are also three 16-bit <u>segment</u> registers (see figure) that allow the 8086 <u>CPU</u> to access one <u>megabyte</u> of memory in an unusual way. Rather than concatenating the segment register with the address register, as in most processors whose address space exceeds their register size, the 8086 shifts the 16-bit segment only four bits left before adding it to the 16-bit offset (16×segment + offset), therefore producing a 20-bit external (or effective or physical) address from the 32-bit segment:offset pair. As a result, each external address can be referred to by  $2^{12}$  = 4096 different segment:offset pairs.

0110	1000	1000	0111	0000	Segment,	16 bits, shifted 4 bits left (or multiplied by 0x10)
	0011	0100	1010	1001	Offset,	16 bits

#### 0110 1011 1101 0001 1001 Address, 20 bits

Although considered complicated and cumbersome by many programmers, this scheme also has advantages; a small program (less than 64 KB) can be loaded starting at a fixed offset (such as 0000) in its own segment, avoiding the need for <u>relocation</u>, with at most 15 bytes of alignment waste.

Compilers for the 8086 family commonly support two types of <u>pointer</u>, *near* and *far*. Near pointers are 16-bit offsets implicitly associated with the program's code or data segment and so can be used only within parts of a program small enough to fit in one segment. Far pointers are 32-bit segment:offset pairs resolving to 20-bit external addresses. Some compilers also support *huge* pointers, which are like far pointers except that <u>pointer arithmetic</u> on a huge pointer treats it as a linear 20-bit pointer, while pointer arithmetic on a far pointerwraps around within its 16-bit offset without touching the segment part of the address.

To avoid the need to specify *near* and *far* on numerous pointers, data structures, and functions, compilers also support "memory models" which specify default pointer sizes. The *tiny* (max 64K), *small* (max 128K), *compact* (data > 64K), *medium* (code > 64K), *large* (code,data > 64K), and *huge* (individual arrays > 64K) models cover practical combinations of near, far, and huge pointers for code and data. The *tiny* model means that code and data are shared in a single segment, just as in most 8-bit based processors, and car be used to build.*com* files for instance. Precompiled libraries often come in several versions compiled for different memory models.

According to Morse et al.,.<sup>[6]</sup> the designers actually contemplated using an 8-bit shift (instead of 4-bit), in order to create a 16 MB physical address space. However, as this would have forced segments to begin on 256-byte boundaries, and 1 MB was considered very large for a microprocessor around 1976, the idea was dismissed. Also, there were not enough pins available on a low cost 40-pin package for the additional four address bus pins

In principle, the address space of the x86 series *could* have been extended in later processors by increasing the shift value, as long as applications obtained their segments from the operating system and did not make assumptions about the equivalence of different segment:offset pairs.<sup>[note 11]</sup> In practice the use of "huge" pointers and similar mechanisms was widespread and the flat 32-bit addressing made possible with the 32-bit offset registers in the 80386 eventually extended the limited addressing range in a more general way (see below).

Intel could have decided to implement memory in 16 bit words (which would have eliminated the BHE signal along with much of the address bus complexities already described). This would mean that all instruction object codes and data would have to be accessed in 16-bit units. Users of the <u>8080</u> long ago realized, in hindsight, that the processor makes very efficient use of its memory. By having a large number of 8-bit object codes, the 8080 produces object code as compact as some of the most powerful minicomputers on the market at the time.<sup>[7]:5–26</sup>

If the 8086 is to retain 8-bit object codes and hence the efficient memory use of the 8080, then it cannot guarantee that (16-bit) opcodes and data will lie on an even-odd byte address boundary. The first 8-bit opcode will shift the next 8-bit instruction to an odd byte or a 16-bit instruction to an odd-even byte boundary. By implementing the  $\overline{BHE}$  signal and the extra logic needed, the 8086 has allows instructions to exist as 1-byte, 3-byte or any other odd byte object codes?<sup>1:5-26</sup>

Simply put: this is a trade off. If memory addressing is simplified so that memory is only accessed in 16-bit units, memory will be used less efficiently. Intel decided to make the logic more complicated, but memory use more efficient. This was at a time when memory size was considerably smaller and at a premium, than that which users are used to  $today^{7]:5-26}$ 

#### Porting older software

Small programs could ignore the segmentation and just use plain 16-bit addressing. This allows <u>8-bit</u> software to be quite easily ported to the 8086. The authors of MS-DOS took advantage of this by providing an <u>Application Programming Interfacevery similar</u> to <u>CP/M</u> as well as including the simple *.com* executable file format, identical to CP/M. This was important when the 8086 and MS-DOS were new, because it allowed many existing CP/M (and other) applications to be quickly made available, greatly easing acceptance of the new platform.

### Example code

The following 8086/8088<u>assembler</u> source code is for a subroutine named\_memcpy that copies a block of data bytes of a given size from one location to another. The data block is copied one byte at a time, and the data movement and looping logic utilizes 16-bit operations.

	<pre>; _memcpy(dst, src, len) ; Copy a block of memory from one location to another. ; ; Entry stack parameters ; [BP+6] = len, Number of bytes to copy ; [BP+4] = src, Address of source data block ; [BP+2] = dst, Address of target data block ; Return registers</pre>					
0000:1000	1 <sup>7</sup> 1 1 1	org	1000h	; Start at 0000:1000h		
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1009 8B 76 04 0000:100C 8B 7E 02 0000:100F 1E 0000:1010 07	memcpy	proc push mov push mov jcxz mov mov push pop	bp bp,sp es cx,[bp+6] done si,[bp+4] di,[bp+2] ds es	; Set up the call frame ; Save ES ; Set CX = len ; If len = 0, return ; Set SI = src ; Set DI = dst ; Set ES = DS		
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7	loop	mov mov inc inc dec jnz	al,[si] [di],al si di cx loop	; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop		
0000:101A 07 0000:101B 5D 0000:101C 29 C0 0000:101E C3 0000:101F	done	pop pop sub ret end prod	es bp ax,ax	; Restore ES ; Restore previous call frame ; Set AX = 0 ; Return		

The code above uses the BP (base pointer) register to establish a <u>call frame</u>, an area on the stack that contains all of the parameters and local variables for the execution of the subroutine. This kind of <u>calling convention supports reentrant</u> and <u>recursive</u> code, and has been used by most ALGOL-like languages since the late 1950s.

The above routine is a rather cumbersome way to copy blocks of data. The 8086 provides dedicated instructions for copying strings of bytes. These instructions assume that the source data is stored at DS:SI, the destination data is stored at ES:DI, and that the numbe of elements to copy is stored in CX. The above routine requires the source and the destination block to be in the same segment, therefore DS is copied to ES. The loop section of the above can be replaced by:

0000:1011 FC	cld	; Copy towards higher addresses
0000:1012 F2 loop	repnz	; Repeat until CX = 0
0000:1013 A4	movsb	; Move the data block

This copies the block of data one byte at a time. The REPNZ instruction causes the following MOVSB to repeat until CX is zero, automatically incrementing SI and DI and decrementing CX as it repeats. Alternatively the MOVSW instruction can be used to copy 16-bit words (double bytes) at a time (in which case CX counts the number of words copied instead of the number of bytes). Most assemblers will properly recognize the REPNZ instruction if used as an in-line prefix to the MOVSB instruction, as in REPNZ MOVSB.

This routine will operate correctly if interrupted, because the program counter will continue to point to the REP instruction until the block copy is completed. The copy will therefore continue from where it left **6** fwhen the interrupt service routine returns control.

#### Performance

Although partly shadowed by other design choices in this particular chip, the multiplexed address and data buses limit performance slightly; transfers of 16-bit or 8-bit quantities are done in a four-clock memory access cycle, which is faster on 16-bit, although slower on 8-bit quantities, compared to many contemporary 8-bit based CPUs. As instructions vary from one to six bytes, fetch and execution are made concurrent and decoupled into separate units (as it remains in today's x86 processors): The bus interface unit feeds the instruction stream to the execution unit through a 6-byte prefetch queue (a form of loosely coupled pipelining), speeding up operations on registers and immediates, while memory operations became slower (four years later, this performance problem was fixed with the 80186 and 80286). However, the full (instead of partial) 16-bit architecture with a full width ALU meant that 16-bit arithmetic instructions could now be performed with a single ALU cycle (instead of two, via internal carry, as in the



Simplified block diagram over Intel 8088 (a variant of 8086); 1=main registers; 2=segment registers and IP; 3=address adder; 4=internal address bus; 5=instruction queue; 6=control unit (very simplified!); 7=bus interface; 8=internal databus; 9=ALU; 10/11/12=external address/data/control bus.

8080 and 8085), speeding up such instructions considerably. Combined with <u>orthogonalizations</u> of operations versus <u>operand</u> types and <u>addressing modes</u>, as well as other enhancements, this made the performance gain over the 8080 or 8085 fairly significant, despite cases where the older chips may be faster (see below).

instruction	register- register	register immediate	register- memory	memory- register	memory- immediate		
mov	2	4	8+EA	9+EA	10+EA		
ALU	3	4	9+EA,	16+EA,	17+EA		
jump	register => 11 ; label => 15 ; condition,label => 16						
integer multiply	70~160 (d	70~160 (depending on operand <i>data</i> as well as size) <i>including</i> any EA					
integer divide	80~190 (depending on operand <i>data</i> as well as size) <i>including</i> any EA						

Evenution	timoo	for	tunical	instructions	(in	alaak	avala	[8]
EXecution	umes	101	ιγρισαι	Instructions	(111	CIUCK	Cycles	5)*

- EA = time to compute efective address, ranging from 5 to 12 cycles.
- Timings are best case, depending on prefetb status, instruction alignment, and other factors.

As can be seen from these tables, operations on registers and immediates were fast (between 2 and 4 cycles), while memory-operand instructions and jumps were quite slow; jumps took more cycles than on the simple <u>8080</u> and <u>8085</u>, and the 8088 (used in the IBM PC) was additionally hampered by its narrower bus. The reasons why most memory related instructions were slow were threefold:

- Loosely coupled fetch and execution units are effcient for instruction prefetch, but not for jumps and random data access (without special measures).
- No dedicated address calculation adder was abrded; the microcode routines had to use the main ALU for this (although there was a dedicatedsegment + offset adder).
- The address and data buses were<u>multiplexed</u>, forcing a slightly longer (33~50%) bus cycle than in typical contemporary 8-bit processors.

However, memory access performance was drastically enhanced with Intel's next generation of 8086 family CPUs. The <u>80186</u> and <u>80286</u> both had dedicated address calculation hardware, saving many cycles, and the 80286 also had separate (non-multiplexed) address and data buses.

### **Floating point**

The 8086/8088 could be connected to a mathematical coprocessor to add hardware/microcode-based<u>floating-point</u> performance. The <u>Intel 8087</u> was the standard math coprocessor for the 8086 and 8088, operating on 80-bit numbers. Manufacturers like <u>Cyrix</u> (8087-compatible) and <u>Weitek</u> (*not* 8087-compatible) eventually came up with high-performance floating-point coprocessors that competed with the 8087, as well as with the subsequent, higheperforming<u>Intel 80387</u>.

# **Chip versions**

The clock frequency was originally limited to 5 MHz (IBM PC used 4.77 MHz, 4/3 the standard NTSC <u>color burst</u> frequency), but the last versions in <u>HMOS</u> were specified for 10 MHz. HMOS-III and <u>CMOS</u> versions were manufactured for a long time (at least a while into the 1990s) for <u>embedded systems</u> although its successor, the <u>80186/80188</u> (which includes some on-chip peripherals), has been more popular for embedded use.

The 80C86, the CMOS version of the 8086, was used in the <u>GRiDPad</u>, <u>Toshiba T1200</u>, <u>HP 110</u>, and finally the 1998–1999 <u>Lunar</u> Prospector.

For the packaging, the Intel 8086 was available both in ceramic and plastic DIP packages.



A ceramic D8086 variant



A plastic P8086 variant

### List of Intel 8086

Model number	Frequency	Technology	Temperature range	Date of release	Price (USD) <sup>[1]</sup>
8086	5 MHz	HMOS	0 °C to 70 °C <sup>[9]</sup>	June 8, 1978 <sup>[10]</sup>	86.65 <sup>[11]</sup>
8086-1	10 MHz	HMOS II	Commercial		
8086-2	8 MHz	HMOS II	Commercial	May/June 1980 <sup>[12]</sup>	200 <sup>[12]</sup>
8086-4	4 MHz	HMOS	Commercial		
18086			-40 °C to +85 °C <sup>[9]</sup>	May/June 1980 <sup>[9]</sup>	173.25 <sup>[9]</sup>

1. ^ In quantity of 100.

### **Derivatives and clones**

Compatible—and, in many cases, enhanced—versions were manufactured by Fujitsu, Harris/Intersil, OKI, Siemens AG, Texas Instruments, NEC, Mitsubishi, and AMD. For example, the NEC V20 and NEC V30 pair were hardware-compatible with the 8088 and 8086 even though NEC made original Intel clones µPD8088D and µPD8086D respectively, but incorporated the instruction set of the 80186 along with some (but not all) of the 80186 speed enhancements, providing a drop-in capability to upgrade both instruction set and processing speed without manufacturers having to modify their designs. Such relatively simple and low-power 8086-compatible processors in CMOS are still used in embedded systems.

The electronics industry of the <u>Soviet Union</u> was able to replicate the 8086 through both industrial espionage and reverse engineering. The resulting chip, K1810VM86, was binary and pin-compatible with the 8086.

i8086 and i8088 were respectively the cores of the Soviet-made PC-compatible <u>EC1831</u> and <u>EC1832</u> desktops. (EC1831 is the EC identification of IZOT 1036C and EC1832 is the EC identification of IZOT 1037C, developed and manufactured in Bulgaria. EC stands for Единая Система.) However, the EC1831 computer (IZOT 1036C) had significant hardware differences from the IBM PC prototype. The EC1831 was the first PC-compatible computer with dynamic bus sizing (US Pat. No 4,831,514). Later some of the EC1831 principles were adopted in PS/2 (US Pat. No 5,548,786) and some other machines (UK Patent Application, Publication No. GB-A-2211325, Published June 28, 1989).

# Hardware modes

The 8086 and 8088 support two hardware modes: maximum mode and minimum mode. Maximum mode is for large applications such as multiprocessing and is also required to support the 8087 coprocessor. The mode is usually hardwired into the circuit and cannot be changed by software. Specifically, pin #33 ( $MN/\overline{MX}$ ) is either wired to voltage or to ground to determine the mode. Changing the state of pin #33 changes the function of certain other pins, most of which have to do with how the CPU handles the (local) bus. The IBM PC and PC/XT use an Intel 8088 running in

Soviet clone K1810VM86



OKI M80C86A QFP-56



2014/07/18

NEC µPD8086D-2 (8 MHz) from the year 1984, week 19 JAPAN (clone of Intel D8086-2)

maximum mode, which allows the CPU to work with an optional 8087 coprocessor installed in the math coprocessor socket on the PC or PC/XT mainboard. (The PC and PC/XT may require maximum mode for other reasons, such as perhaps to support the DMA controller.) The workings of minimum mode configuration can be described in the terms of timing diagrams.

In a minimum mode 8086-based system, the 8086 microprocessor is placed into minimum mode by strapping its **MMX** pin to logic high, i.e. +5V. In minimum mode, all control signals are generated by the 8086 microprocessor itself. Components in minimum mode are latches, trans-receiver clock generator, memory and I/O device.

# **Support chips**

- Intel 8237: direct memory access (DMA) controller
- Intel 8251: universal synchronous/asynchronous receiver/transmitter at 19.2 kbit/s
- Intel 8253: programmable interval timer 3x 16-bit max10 MHz
- Intel 8255: programmable peripheral interface, 3x 8-bit I/O pins used for printer connection etc.
- Intel 8259: programmable interrupt controller
- Intel 8279: keyboard/display controller scans a keyboard matrix and display matrix like7-seg
- Intel 8282/8283: 8-bit latch
- Intel 8284: clock generator

- Intel 8286/8287: bidirectional 8-bit driver In 1980 both Intel I&86/I8287 (industrial grade) version were available for 16.25 USD in quantities of 100<sup>[9]</sup>
- Intel 8288: bus controller
- Intel 8289: bus arbiter
- NEC μPD765 or Intel 8272A floppy controlle<sup>[13]</sup>

# Microcomputers using the 8086

- The Intel Multibus-compatible single-board computerISBC 86/12 was announced in 1978<sup>[14]</sup>
- The Xerox NoteTaker was one of the earliestportable computer designs in 1978 and used three 8086 chips (as CPU, graphics processor and I/O processor) but never entered commercial production.
- Seattle Computer Productsshipped S-100 bus based 8086 systems (SCP200B) as early as November 1979.
- The Norwegian Mycron 2000, introduced in 1980.
- One of the most influential microcomputers of all, the BM PC, used the Intel 8088, a version of the 8086 with an 8bit data bus (as mentioned above).
- The first Compaq Deskproused an 8086 running at 7.14 MHz, (?) but was capable of running add-in cards designed for the 4.77 MHzIBM PC XT.
- An 8 MHz 8086 was used in theAT&T 6300 PC (built by Olivetti), an IBM PC-compatible desktop microcomputer The M24 / PC 6300 has IBM PC/XT compatible 8-bit expansion slots, but some of them have a proprietary extension providing the full 16-bit data bus of the 8086 CPU (similar in concept to the 16-bit slots of the MPC AT, but different in the design details, and physicallyincompatible).
- The IBM PS/2 models 25 and 30 were built with an 8 MHz 8086.
- The Amstrad/SchneiderPC1512, PC1640, PC2086, PC3086 and PC5086 all used 8086 CPUs at 8 MHz.
- The NEC PC-9801.
- The Tandy 1000 SL-series and RL machines used 9.47 MHz 8086 CPUs.
- The IBM Displaywriter word processing machine<sup>[15]</sup> and the Wang Professional Computer manufactured by Wang Laboratories, also used the 8086.
- NASA used original 8086 CPUs on equipment for ground-based maintenance of the pace Shuttle Discoveryuntil the end of the space shuttle program in 2011. This decision was made to preversion that might result from upgrading or from switching to imperfect clones<sup>[16]</sup>
- KAMAN Process and Area Radiation Monitor<sup>[17]</sup>

## See also

- Transistor count
- <u>iAPX</u>, for the iAPX name

### Notes

- Fewer TTL buffers, latches, multiplexers (although the amount of TTLlogic was not drastically reduced). It also permits the use of cheap 8080-family ICs, where the 8254 CTC<u>8255</u> PIO, and 8259 PIC were used in the IBM PC design. In addition, it makes PCB layout simpler and boards cheapeas well as demanding fewer (1- or 4-bit wide) DRAM chips.
- 2. using enhancement load PMOS logic (requiring 14 V, achieving TTL compatibility by having V<sub>C</sub> at +5 V and V<sub>DD</sub> at -9 V).
- 3. Using non-saturated enhancement-loadNMOS logic (demanding a higher gate voltage for the load-transistor gates).
- 4. Made possible with depletion-load nMOS logic (the 8085 was later made using HMOS processing, just like the 8086).
- 5. Rev.0 of the instruction set and architecture was ready in about three months, according to Morse.
- Using <u>rubylith</u>, light boards, rulers, electric erasers, and <u>adigitizer</u> (according to Jenny Hernandez, member of the 8086 design team, in a statement made on Intel's webpage for its 25th birthday).
- 7. 8086 used less microcode than many competitors' designs, such as the MC68000 and others
- 8. Fast static RAMs in MOS technology (as fast as bipolar RAMs) was an important product for Intel during this period.
- 9. CHMOS is Intel's name for CMOS circuits manufactured using processing steps very similar HMOS.

- 10. Other members of the design team were Peter A.Stoll and Jenny Hernandez.
- 11. Some 80186 clones did change the shift value, but were never commonly used in desktop computers.

# References

- 1. <u>"Microprocessor Hall of Fame"(https://web.archive.org/web/20070706032836/http://wwwintel.com/museum/online/histst\_micro/hof/)</u>. Intel. Archived from the original (http://www.intel.com/museum/online/hist%5Fmicro/hof/) on 2007-07-06. Retrieved 2007-08-11.
- 2. *iAPX 286 Programmer's Reference*(http://bitsavers.org/components/intel/80286/210498-001\_iAPX\_286\_Programm ers\_Reference\_1983.pdf)(PDF). Intel. 1983. page 1-1.
- 3. Birth of a Standard: The Intel 8086 MicroprocessorThirty years ago, Intel released the 8086 processorintroducing the x86 architecture that underlies every PC Windows, Mac, or Linux produced toda(http://www.pcworld.com/article/146957/birth\_of\_a\_standard\_the\_intel\_8086\_microprocessdntml), PC World, June 17, 2008
- Randall L. Geiger, Phillip E. Allen, Noel R. Stader VLSI design techniques for analog and digital circuitsMcGraw-Hill Book Co., 1990, <u>ISBN 0-07-023253-9</u>, page 779 "Random Logic vs. Structured Logic Forms", illustration of use of "random" describing CPU control logic
- 5. Brey, Barry (2007). *The Intel Microprocessors* Pearson Education, Dorling Kindersley Publishing. pp. 323–326. ISBN 81-317-1428-4.
- 6. Intel Microprocessors : 8008 to 8086 by Stephen PMorse et al. (http://stevemorse.org/8086history/8086history/002)
- 7. Osborne 16 bit Processor Handbook (Adam Osborne & Gerry Kanel<u>SBN</u> 0-931988-43-8
- Microsoft Macro Assembler 5.0 Reference Manual Microsoft Corporation. 1987. "Timings and encodings in this manual are used with permission of Intel and come from the following publications: Intel Corporation. iAPX 86, 88, 186 and 188 User's Manual, Programmer's Reference, Santa Clara, Calif. 1986 (Similarly for iAPX 286, 80386, 80387.)
- 9. 8086 Available for industrial environment, Inel Preview Special Issue: 16-Bit Solutions, Intel Corporation, May/June 1980, page 29.
- 10. View Processors Chronologically by Date of introduction: (http://www.intel.com/pressroom/kits/quickre/yr.htm#1978)
- 11. The 8086 Family: Concepts and realities, Intel Preview Special Issue: 16-Bit Solutions, Intel Corporation, May/June 1980, page 19.
- 12. New 8086 family products boost processor performance by 50 percent, Intel Preview Special Issue: 16-Bit Solutions Intel Corporation, May/June 1980, page 17.
- <u>"The floppy controller evolution | OS/2 Museum'(http://www.os2museum.com/wp/the-floppy-ontroller-evolution/)</u> 2011-05-26. Retrieved 2016-05-12. "In the original IBM PC (1981) and PC/XT (1983), the FDC was physically located on a separate diskette adapter card. The FDC itself was a NEC μPD765A or a compatible part, such as the Intel 8272A."
- 14. "Intel Adds 16-Bit Single Board"(https://books.google.com/books?id=07X0ovA\_MmEC&pg=**R**86#v=onepage&q&f=f alse). Computerworld XII (50): 86. December 11, 1978.ISSN 0010-4841 (https://www.worldcat.org/issn/0010-4841)
- 15. Zachmann, Mark (August 23, 1982)."Flaws in IBM Personal Computer frustrate critic'(https://books.google.com/books?id=VDAEAAAAMBAJ&pg=FA57). InfoWorld. Palo Alto, CA: Popular Computing.4 (33): 57–58. ISSN 0199-6649 (https://www.worldcat.org/issn/0199-6649) "the IBM Displaywriter is noticeably more expensive than other industrial micros that use the 8086."
- 16. For Old Parts, NASA Boldly Goes ... on eBay(https://www.nytimes.com/2002/05/12/techndogy/ebusiness/12NASA. html?pagewanted=2) May 12, 2002.
- 17. Kaman Tech. Manual

# **External links**

- Intel datasheets
- List of 8086 CPUs and their clones at CPUworld.com
- 8086 Pinouts
- Maximum Mode Interface
- The 8086 User's manual October 1979 INTEL Corporation(PDF document)

- 8086 program codes using emu8086 (Version 4.08) Emulator
- Intel 8086/80186 emulator written in C, this file is part of a larger PC emulator

#### Retrieved from 'https://en.wikipedia.org/w/index.php?title=Intel\_8086&oldid=817868686

This page was last edited on 31 December 2017, at 01:26.

Text is available under the <u>Creative Commons Attribution-ShareAlike Licens</u>eadditional terms may apply By using this site, you agree to the <u>Terms of Use and Privacy Policy</u>. Wikipedia® is a registered trademark of the <u>Wikimedia</u> Foundation, Inc., a non-profit organization.